Campuses:
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| vetoshield:daq [2013/03/04 16:55] – wgilbert | vetoshield:daq [2013/05/20 15:44] (current) – [DAQ Overview] wgilbert | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| ====== Data Acquisition System ====== | ====== Data Acquisition System ====== | ||
| ===== DAQ Overview===== | ===== DAQ Overview===== | ||
| - | Signals from the proportional tubes making up the Veto Shield are conditioned by preamp cards on the ends of the tubes. Conditioned pulses from 16 preamp cards (32 channels) are sent via a Low Voltage Differential Signaling (LVDS) ribbon to a Pulse Stretcher card in a crate in a corner rack. Each crate has a backplane mux that reads up to 8 stretcher cards, or 256 preamp channels. An IRIG time code is distributed to a Symmetricomm timing card in each DAQ computer, which generates clock signals synchronizing timing registers on the mux backplanes connected in its rack. Each time a tube triggers, a timestamped data packet is formed in the mux and transmitted via a multi-pin PCI cable to an NI PCI-6534 digital I/O card in the DAQ computer. The data is written immediately to disk. The disk files from the four computers are later read and the data collected in a database for post-processing. | + | Signals from the proportional tubes making up the Veto Shield are conditioned by preamp cards on the ends of the tubes. Conditioned pulses from 16 preamp cards (32 channels) are sent via a Low Voltage Differential Signaling (LVDS) ribbon to a Pulse Stretcher card in a crate in a corner rack. Each crate has a backplane mux that reads up to 8 stretcher cards, or 256 preamp channels. An IRIG time code is distributed to a Symmetricomm timing card in each DAQ computer which generates clock signals, synchronizing timing registers on the mux backplanes connected in its rack. Each time a tube triggers, a timestamped data packet is formed in the mux and transmitted via a multiconductor |
| Line 16: | Line 16: | ||
| *Optional trigger rate high limit with automatic write inhibit. | *Optional trigger rate high limit with automatic write inhibit. | ||
| *Counter background color indicates limit status, blue for 0, red for hi limit | *Counter background color indicates limit status, blue for 0, red for hi limit | ||
| + | *automatic detection/ | ||
| [[Vetoshield: | [[Vetoshield: | ||
| [[Vetoshield: | [[Vetoshield: | ||
| + | |||
| + | \\ | ||
| ===Front Panel Descriptions=== | ===Front Panel Descriptions=== | ||
| Line 43: | Line 46: | ||
| \\ | \\ | ||
| - | + | ==Symmetricom Labview Drivers== | |
| - | \\ | + | |
| + | The Labview driver vi's used in the apps above were sent to us by Jim Kline at Symmetricom on 4/3/2012. Symmetricom **does not support** any of these at this time, and were provided free of charge for us to use as best we can. They used in testing at Symmetricom, | ||
| + | |||
| + | {{vetodaq: | ||
| + | |||
| + | They were written in Labview 2008 and the file, when unzipped should create a directory of vi's with the same name. This should be copied into ...\LAbview20xx\instr.lib, | ||
| + | |||
| + | The following demo vi is useful for experimenting with the card when the IRIG time signal is not available. It will unzip to a Labview LLB compressed library file which contains all called subvis, so it can be run without installing the driver library above. | ||
| + | |||
| + | {{vetodaq: | ||
| + | |||
| + | \\ | ||
| ===== Hardware ===== | ===== Hardware ===== | ||
| Line 58: | Line 71: | ||
| {{: | {{: | ||
| - | \\ | + | {{: |
| + | {{: | ||
| + | |||
| + | [[http:// | ||
| + | |||
| + | |||
| + | \\ | ||
| ==== Pulse Stretchers ==== | ==== Pulse Stretchers ==== | ||